



## JMTG100N03B-P

### Features

- Excellent  $R_{DS(ON)}$  and Low Gate Charge
- 100% UIS Tested
- 100% Vds Tested
- Halogen-free; RoHS-compliant

### Applications


- Load Switch
- PWM Application
- Power Management

### Product Summary


| Parameters                      | Value | Unit |
|---------------------------------|-------|------|
| $V_{DSS}$                       | 30    | V    |
| $V_{GS(th)}_{Typ}$              | 1.6   | V    |
| $I_D(@V_{GS}=10V)$              | 44    | A    |
| $R_{DS(ON)}_{Typ}(@V_{GS}=10V)$ | 6.9   | mΩ   |



PDFN5X6-8L



Pin Assignment



Schematic Diagram

### Ordering Information

| Device        | Marking  | MSL | Form      | Package    | Reel(pcs) | Per Carton (pcs) |
|---------------|----------|-----|-----------|------------|-----------|------------------|
| JMTG100N03B-P | G100N03B | 1   | Tape&Reel | PDFN5x6-8L | 5000      | 50000            |

### Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

| Symbol         | Parameter                                     | Value                                                 | Unit             |
|----------------|-----------------------------------------------|-------------------------------------------------------|------------------|
| $V_{DS}$       | Drain-to-Source Voltage                       | 30                                                    | V                |
| $V_{GS}$       | Gate-to-Source Voltage                        | $\pm 20$                                              | V                |
| $I_D$          | Continuous Drain Current                      | $T_C = 25^\circ\text{C}$<br>$T_C = 100^\circ\text{C}$ | A                |
| $I_{DM}$       | Pulsed Drain Current <sup>(1)</sup>           | Refer to Fig.4                                        | A                |
| $E_{AS}$       | Single Pulsed Avalanche Energy <sup>(2)</sup> | 31                                                    | mJ               |
| $P_D$          | Power Dissipation                             | $T_C = 25^\circ\text{C}$<br>$T_C = 100^\circ\text{C}$ | W                |
| $T_J, T_{STG}$ | Junction & Storage Temperature Range          | -55 to 150                                            | $^\circ\text{C}$ |

### Thermal Characteristics

| Symbol | Parameter                                              | Max | Unit               |
|--------|--------------------------------------------------------|-----|--------------------|
| R      | Thermal Resistance, Junction to Ambient <sup>(3)</sup> | 49  | $^\circ\text{C/W}$ |
| R      | Thermal Resistance, Junction to Case                   | 4.2 |                    |

Electrical Characteristics (T<sub>J</sub> = 25°C unless otherwise specified)


| Symbol               | Conditions | Min. | Typ. | Max. | Unit |
|----------------------|------------|------|------|------|------|
| Off Characteristics  |            |      |      |      |      |
| V <sub>(BR)DSS</sub> |            | 30   | -    | -    | V    |
| I <sub>DSS</sub>     |            | -    | -    | 1.0  | μA   |
| I <sub>GSS</sub>     |            | -    | -    | ±100 | nA   |

|                     |  |     |          |                       |     |
|---------------------|--|-----|----------|-----------------------|-----|
| V <sub>GS(th)</sub> |  | 1.1 | 1.6      | 2.1                   | 100 |
|                     |  | -   | 61 477.1 | Q EMC /P MCID 21/Lang |     |

|  |
|--|
|  |
|--|

|  |
|--|
|  |
|--|

|  |
|--|
|  |
|--|



## Typical Performance Characteristics

Figure 1: Power De-rating








Figure 2: Current De-rating



Typical Performance Characteristics





## Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 12: Normalized on Resistance vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 14:  $R_{DS(ON)}$  vs.  $V_{GS}$





Figure 15: Maximum Safe Operating Area



## Test Circuit

**Figure 1: Gate Charge Test Circuit & Waveform**

**Package Mechanical Data(PDFN5X6-8L)**

Information furnished in this document is believed to be accurate and reliable.  
However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the  
consequences of use without consideration for such information nor use beyond it.  
Information mentioned in this document is subject to change without notice, apart from that